# ORDERING INFORMATION (TA = 0°C to +70°C)

Order Number	100	MC1460220	107004171	MC1450225A	NILC70041011
Package Type	D 2.45	TIME - DOLL	0 00 00	TICC - IN SCHIX	

#### PIN ASSIGNMENT

40 000	39 D P.C3	38 PC4/CA1	37 DPC5/CA2	36 DPC6/CB1	35 DPC7/CB2	34 D P80	33 1 PB1	32 DPB2	31 1 1 1 1 1 1	30 JP84	29 D P85	28 D 96	27 DPB7	26 DIRG	25 DRESET	24 DOS	23 DR/W	22 🗖 AS	21 00
PC2[]	PC1 2	P000 3	PAOD 4	PA10 5	PA20 6	PA30 7	PA4Q8	PASE 9	PA6[] 10	PA7 <b>d</b> 11	AD00 12	A01013	AD20 14	AD3 <b>Q</b> 15	AD4 <b>d</b> 16	A05[ 17	AD6[ 18	AD70 19	VSSE 20

Pin assignments are the same for both the dual-in-line end chip carrier package.

■ SEMICONDUCTOR ■ **TECHNICAL DATA** 

**MC68HC24** 

# Advanced Information

# Port Replacement Unit (PRU)

puter (MCU). These ports are lost when the MCU is placed in the expanded or special test modes of placement for port B, port C, STRA, and STRB. Applications requiring external memory in early pro-The MC68HC24 is a peripheral device which replaces ports B and C of the MC68HC11 microcomduction or top of the line models can also use the MC68HC24 for parallel I/O. When used in these operation. Port B is a general-purpose output port. Port C is a general-purpose input/output port complemented by full handshake capability. This device can also be used in an emulator as a re-

expanded systems, a later switch to a single-chip solution will be transparent to software. The MC68HC24 is not restricted to simply replacing MC68HC11 ports. The MC68HC24 should be considered as a cost-effective solution for any CMOS microcomputer system requiring I/O expansion, parallel printer interface, or interprocessor communications in multiple MCU systems.

### Hardware Features

Supports All Handshake and I/O Modes of the MC68HC11 Ports

Automatic Conformance to the MC68HC11 Variable Memory Map

- Can Be Used with the MC68HC11, MC146805E2, MC146805E3, Multiplexed Address/Data Bus
  - and other CMOS Microcomputers 0- to 2.1-MHz Operation

- Software Compatible to MC68HC11 in Single-Chip Mode Software Features
- Minimizes Software Overhead for Parallel I/O Handshake Protocols

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MOTOROLA MICROPROCESSOR DATA

#### MC68HC24




Figure 1. Block Diagram

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	3
Supply Voltage	5	1	<u> </u>
Input Voltage	3 5	No.	> :
Current Drain per Pin	3	35 5.5 500 10.3	- 1
Operating Temperature Range	4	2 2	ž s
MC68HC24 MC68HC24V	(	-40 to +85	ر
MC68HC24M		- 40 to + 105 - 40 to + 125	
Storage Temperature Range	Tsto	-55 to +150	ير

avoid any formal predutions be laten to avoid application of any voltage higher than maximum restor voltage higher than maximum restor voltages to this high-imped-ance trouit. For proper operation, it is recommended than Vin, and Vout be constrained to the range Vog < (Vo Vout)\* of Vout Unused inputs must always be lited to an appoprate logic voltage level (e.g., either VS or Vol)». the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to This device contains circuitry which protects

> ž ξ

Value

Symbol ξ

THERMAL CHARACTERISTICS Characteristic 88

Plastic 40-Pin DIP Plastic 44-Pin Quad Pack

Thermal Resistance

#### MC68HC24

### POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

TJ=TA+(PD+9JA)

= Ambient Temperature, °C = Package Thermal Resistance, Junction-to-

Ambient, °C/W

=  $P_{INT} + P_{PORT}$ =  $I_{DD} \times V_{DD}$ . Watts — Chip internal Power = Port Power Dissipation on input and Output Pins — User Determined For most applications PPORT<PINT and can be ne-

glected, PpQRT may become significant if the device is configured to drive Darlington bases or sink LED loads. An approximate relationship between  $P_D$  and  $T_J$  (if Ppogr is neglected) is:

K=PD • (TA + 273°C) + 0 JA • PD2 Solving equations (1) and (2) for K gives:

ල


6

 $P_D = K + (T_J + 273^{\circ}C)$ 

can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of  $K_A$  the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) teratively for any value of  $T_A$ . where K is a constant pertaining to the particular part. K

MODE SELECTION AND RESET TIMING (VDD=5.0 V±10%, VSS=0 Vdc, TA=TL to TH) (see Figure 2)

Characteristic	Symbol	Min	Ţ	Mex	Ç.
ESET Low Input Pulse Width	PWRSTL	2	-	1	Ecyc
Mode Programming Setup time	tMPS	2	-	_	Ecyc
Mode Programming Hold Time	IMPH	0	-	ı	Ecyc



NOTE: Measurement points shown are 20% and 70% VDD-

Figure 2. Mode Selection and Reset Timing Diagram

# MOTOROLA MICROPROCESSOR DATA

# DC ELECTRICAL CHARACTERISTICS 1100-

**MC68HC24** 

KE ELECTRICAL CHARACTERISTICS (VDD = 5.0 V ± 10%, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted)	o TH, unless	otherwise n	oted)	
Characteristic	Symbol	Min	Max	Unit
Output Voltage ( $I_{Load} = \pm 10 \mu A$ ) All Outputs Except $\overline{IRO}$ (see Note 1)	VOY VOH	VDD - 0.1	1.0	>
Output Low Voltage (ILoad = 1.5 mA)	VOL	1	0.4	>
Output High Voltage ( $I_{Load} = -0.8$ mA, $V_{DD} = 4.5$ V) All Outputs Except $\overline{RQ}$ (see Note 1)	но,	VDD - 0.8	1	>
Input Low Voltage All Inputs	V <sub>IL</sub>	VSS	0.2 × V <sub>DD</sub>	>
Input High Voltage	HI/	0.7 × V <sub>DD</sub>	Λοο	>
VO Ports, 3-State Leakage (Vin = VIH or VIL) PB0-PB7, PC0-PC7, AD0-AD7	102	ı	= 10	Α'n
Input Current (Vin = VDD or VSS) E. AS, RVW. CS. MODE, A12-A15, IOTEST, STRA	<u>.</u> <u>.</u> <u>.</u>	ı	<del>-</del>	4
Total Supply Current (see Note 2)	aaı	1	5	Ą
Input Capacitance E, AS, RW, CS, MODE, A12-A15, IOTEST, STRA P80-P87, PCO-PC7, ADO-AD7	ij	11	8.0 12.0	PF
Power Dissipation	Po	1	28	Mπ

NOTES:

1. VOH specification for IRQ is not applicable because it is an open-drain output pin.

2. Test conditions for total supply current are as follows:

a. C<sub>1</sub>=80 pf on Port B and ADO through AD7, no dc loads, Icyc=500 ns.

b. Port C programmed as inputs.

c. VI<sub>I</sub>=VSc+0.2 V for PCD-PCT, AD7-AD2 and AD0 diduring E=VI<sub>I</sub>), NOOC.

VI<sub>I</sub>=VSc+0.2 V for RESET, RW, AD1 (during E=VI<sub>I</sub>), MOOC.

d. The E input is a squarewave from VSS+0.2 V to VDD-0.2 V.

e. AS input is 25% duty cycle from VSS+0.2 V to VDD-0.2 V.

PERIPHERAL PORT TIMING INT.

PERIFFERAL PORT TIMING (VDD = 5.0 V ± 10%, all timing is shown with respect to 20% VDD and /0% VDD)	OWN WITH THE	pect to 20%	ADD and	,0% v DD)	
Characteristic	Symbol	Min	Max	Unit	Figure No.
Peripheral Data Setup Time (Port C)	tPDSU	100	-	SU	4
Peripheral Data Hold Time (Port C)	tPOH	20	1	n\$	4
Delay Time, E Negative Transition to Peripheral Data Valid (Ports B and C, see Note 1)	tPWD	1	100	SU	3, 5, 8, 9
Input Data Setup Time (Port C)	tiS	99	1	Su	6,7
Input Data Hold Time (Port C)	Ħ	100	1	Su.	6.7
Delay Time, E Positive Transition to STRB Asserted (see Note 1)	tDEB	1	80	SU	5, 7, 8, 9
Setup Time, STRA Asserted to E Negative Transition (see Note 2)	tAES	0	1	SU.	7, 8, 9
Delay Time, E Rise to IRQ (see Note 3)	tIROD	1	60	su	7, 8, 9
Delay Time, STRA Asserted to Port C Data-Out Valid (see Note 4)	tPCD	1	100	us	6
Hold Time, STRA Negated to Port C Data	tPCH	10	1	us	6
Three-State Hold Time	tPCZ	1	150	SU	6
STRA Cycle Time	tScyc	2	i	Ecyc	6.7

NOTES:
1. The referenced clock edge for this characteristic differs from the MC68HC11.
2. If this setup time is met, STR8 will be acknowledged in the next cycle. If it is not met, the response will be delayed one more sold.
3. RG active when STA1 is set in PIOC.
4. PORT C timing is only valid for active drive (CWOM bit is not set in PIOC).

**MC68HC24** 




Figure 3. Port Write Timing Diagram




Figure 4. Port C Static Read Timing Diagram




Figure 5. Simple Output Strobe Timing Diagram




Figure 6. Simple Input Strobe Timing Diagram


NOTES:

1. After reading PIOC with STAF set.

2. STAI set in PIOC.

3. Figure shows rising edge STRA (EGA=1) and high true STRB (INVB=1).


Figure 7. Port C Input Handshake Timing Diagram



After reading PIOC with STAF set.
 STAI set in PIOC.
 STAI set in PIOC.
 Figure shows rising edge STRA (EGA=1) and high true STRB (INVB=1).

Figure 8. Port C Output Handshake Timing Diagram

MOTOROLA MICROPROCESSOR DATA



A VIRGO

INGO

MC68HC24

READ PORTCL1

MC68HC24

¥ 10£8 ¥

¥ t0£8 ¥

"READY"

STRB (DUT)

· Scyc -

A LAES \*

A IS A VIEW

PORT C (IN)


STRA (IN)

NOTES:
1. After reading PIOC with STAF set.
2. STAI set in PIOC.
3. Figure shows naing edge STRA (EGA=1) and high true STRB (INVB=1).

Figure 9. Three-State Variation of Output Handshake Timing Diagram (STRA Enables Output Buffer)

IRG (0UT)<sup>2 1</sup>

ident.	7		-	ZHW	2.1.6	2.1 MHz	:
Number	Characteristic	гушра	Min	Max	Min	Max	5
1	Cycle Time	tcyc	1000	1	476	1	ŝ
2	Pulse Width, E Low	PWEL	460	1	215	ı	S
3	Pulse Width, E High	PWEH	450	1	210	1	su
4	Input and Clock Rise and Fall Time	tr, tf	1	52	1	20	Su
6	Address Hold Time	tAH.	20	1	10	1	S
13	Non-Muxed Address Setup Time before E	tAS	100	ı	20	1	Sn
15	Chip Select Hold Time (CS)	tCSH	.02	1	20	1	Su
18	Read Data Hold Time	tDHR	01	75	10	75	Su
21	Write Data Hold Time	tDHW	10	ļ	01	ı	Su
24	Muxed Address Valid Time to AS Fall	TASL	99	1	50	1	Su.
25	Muxed Address Hold Time	tAHL.	40	!	50	1	Su
92	Delay Time, E Fall to AS Rise	tASD	09	1	30	1	Su
27	Pulse Width, AS High	PWASH	150	1	75	1	S.
28	AS Fall to E Rise	tASED	90	1	30	1	SU
30	Peripheral Output Data Delay Time from E Rise (Read)	toor	20	240	10	120	SU
31	Peripheral Data Setup Time (Write)	WSQ1	150	ı	9	1	Su



NOTE: Measurement points shown are 20% and 70% VDD.

Figure 10. Bus Timing Diagram

#### PIN DESCRIPTION

The input and output pins for the port replacement unit are described in the following paragraphs.

Power is supplied to the peripheral using these two pins. ower is VDD and ground is VSS. VDD AND VSS

#### RESET (RESET)

remain at a low level for a minimum of two E-clock cycles to a reset is detailed in STATE AFTER RESET. This pin must This active-low control input pin is used to initialize the MC68HC24 to a known start-up state. The system state after be recognized.

#### ENABLE (E)

The E clock input is the basic MPU/MCU clock. This clock In general, when E is low, an internal process is taking place. provides most timing reference information to the MC68HC24. When E is high, data is being accessed

and may range in frequency from dc to the maximum operating ious signals may be found in PERIPHERAL PORT TIMING The E-clock runs at the external bus rate of the MPU/MCU frequency of the device (i.e., this peripheral part is static). More information on the timing relationships between the varand BUS TIMING CHARACTERISTICS

つ

### ADDRESS STROBE (AS)

bus. The falling edge of AS causes the addresses AD0 through The AS input pulse serves to demultiplex the address/data AD7 to be latched within the MC68HC24.

#### READ/WRITE (R/W)

plexed address/data bus. When the device is selected and the The read/write pin is a high-impedance input signal which s used to control the direction of data flow along the multi- $R/\overline{W}$  input is high, the data output buffers are enabled and a selected register is read.

Data is written into the selected register when the chip is selected with R/W low. R/W signal is not latched by the not corrupted,  $\mathbb{R}/\overline{\mathbf{W}}$  must be stable prior to the rising edge of the E clock and must remain stable throughout the E clock MC68HC24. In order to guarantee that register contents are amit dein

#### CHIP SELECT (CS)

the INIT register match address lines A12 through A15, and 3) the lower order address lines (AD0 through AD7) select an internal register address. All three of these conditions must be met to access the internal registers. The  $\overline{\text{CS}}$  signal is latched on the rising edge of the E clock and must be stable prior to This input pin serves as the device chip select. The MC68HC24 is selected when 1) CS is low, 2) the contents of that edge.

No action will take place within the MC68HC24 during bus cycles in which 1) CS is not asserted, 2) the A12 through A15 address lines do not match the contents of the INIT register, or 3) an internal register is not addressed.

# ADDRESS AND DATA BUS (AD0 through AD7)

MC68HC24

Multiplexed bus microprocessors save pins by presenting for data. Address and data multiplexing does not slow the access time of the MC68HC24 since the bus reversal from the address during the first portion of the bus cycle and using those same pins during the second portion of the bus cycle address to data occurs during the internal register access time.

The low-order address must be stable (valid) prior to the fall on AD0 through AD7. If the latched address is decoded, if CS is asserted, and if A12 through A15 match the contents of the of AS at which time the MC68HC24 latches the address present INIT register, a selected register will be accessed

Although a 64-byte register block is reserved for the reg-See INTERNAL REGISTER DESCRIPTION for details about isters, only seven of the locations are currently implemented.

MC68HC24 outputs eight bits of data during the second half of the read bus cycle and then ceases driving the bus (returns Valid write data must be presented by the MPU/MCU during the E high period of the write cycle. In a read cycle, the to a high-impedance state) after the falling edge of E. specific addresses.

# HIGH-ORDER ADDRESS (A12 through A15)

The address lines, A12 through A15, are the nonmultiplexed high-order address lines of the MPU/MCU. These signals are used internally to establish a partial decoding for the chip select. They are latched by the rising edge of the E clock and checks the value of these lines against a value stored in the INIT register. If they match, CS is asserted, and an internal register is addressed, the device will be accessed during the must be stable prior to this edge. A magnitude comparator

### PORT B (PB0 through PB7)

current bus cycle.

port. In the simple strobed mode of operation, STRB is pulsed Port B (PB0 through PB7) is an 8-bit general purpose output for each write to port B. See I/O PORTS for more information.

### PORT C (PC0 through PC7)

An I/O pin is an input when its corresponding DDR bit is a Several handshake modes are available on this port (see I/O Each line of port C is individually programmable as either logic zero and an output when the DDR bit is a logic one. an input or an output via its data direction register (DDRC). PORTS

#### STROBE A (STRA)

programmed edge on STRA will latch the data on the port C inputs into PORTCL. In the output handshake mode, STRA is an edge-sansitive acknowledge input signal indicating that Strobe A is an edge detecting input used by port C. In the simple strobed and input handshake modes of operation, the port C output data has been accepted by the external device.

#### STROBE B (STRB)

While operating in the simple strobed I/O mode, Strobe B is a strobe output which pulses for each write to port B. In the full handshake mode of perallel I/O, STRB acts as a handshake output line. The STRB pin is a READY output in the

### INTERRUPT REQUEST (IRQ)

wire-ORed together. This configuration requires an external The IRQ output pin is an open-drain active-low signal that may be used to interrupt the microprocessor with a service request. The open drain putput allows multiple devices to be resistor to Von as no internal pullup is provided.

The MC68HC11 I/O port interrupts share the same vector address as IRQ. As a result, an expanded MC68HC11 system incorporating an MC68HC24 (to replace the displaced I/O fea-Refer to the INTERNAL REGISTER DESCRIPTION - PIOC and I/O PORTS-FULL HANDSHAKE I/O for additional tures! will appear to the software as a single chip solution

#### I/O TEST (IOTEST)

3

This is a factory test feature and the IOTEST pin must be tied directly to VSS for normal operation.

#### I/O PORTS

may be used as general purpose input and/or output pins as Port B is a general purpose output-only port, whereas port C specified by DDRC. In conjunction with STRA and STRB, ports B and C may be used for special strobed and handshake There are two 8-bit parallel I/O ports on the MC68HC24 modes of parallel 1/0 as well as general purpose 1/0.

### GENERAL PURPOSE I/O (PORT C)

When used as general purpose I/O signals, each bit has of data on the I/D pin; however, specification of a line as an output does not disable the ability to read the line as a latched associated with it one bit in the PORTC data register and one in the corresponding position in the data direction register (DDRC). The DDRC is used to specify the primary direction

When a pin is configured as an input (by clearing the DDRC bit) the pin becomes a high-impedance input. When writing When a bit which is configured as an output is read, the to a bit that is configured as an input, the value will not affect the I/O pin; however, the bit will be stored to an internal latch that if the line is later recognized as an output this value value returned will be the value at the input to the pin driver will appear at the I/O pin.

port prior to configuring it as an output, so that glitches of an may be avoided. Reset configures the port for input by clearing This operation can be used to preset a value for an output output state which are not defined for the external system both the DDR and the data register.

### FIXED DIRECTION I/O (PORT B)

at the input of the pin drivers. Write data is stored in an internal Port B is a general purpose output-only port. The data direction is fixed in order to properly emulate the operation of the MC68HC11 port B. Reads of port B return the levels sensed

latch which directly drives the output pin driver. Reset clears the data register forcing the outputs low

### SIMPLE STROBED I/O

parallel I/O control (PIOC) register. This mode is selected when the HNDS bit in the PIOC register is clear. This mode forces PORTCL to be a strobed input port with the STRA pin used as the edge detecting latch command input. Also, port B becomes a strobed output port with the STRB pin acting as The simple strobed mode of parallel I/O is controlled by the

#### Strobed Input Port C

In this mode, there are two addresses where port C may be read - PORTC data register and PORTCL latch register. Even when the strobed input mode is selected, one or all of the bits in port C may be used as general purpose 1/O lines. In other words, the DDRC register still controls the data direction of all port C pins.

edge is detected at the STRA pin, the current logic levels at port C are latched into the PORTCL register and the strobe A The STRA pin is used as an edge-detecting input. Either by use of the EGA bit in PIOC. Whenever the selected active falling or rising edges may be specified as the significant edge flag (STAF) bit in PIOC is set.

If the STAI bit in PIOC is also set, then an interrupt sequence by a read of the PORTCL register. Additional active edges of STRA continue to latch new data into PORTCL regardless of the state of the STAF flag. Consecutive active edges on STRA is requested on the IRQ pin. The STAF flag is automatically cleared by reading the PIOC register (with STAF set) followed

while reads of PORTC return the static level of the port C pins Reads of the PORTCL register return the last value latched, (inputs) or the level at the input to the pin driver (outputs). must be a minimum of two E-clock cycles apart.

#### Strobed Output Port B

In this mode, the STRB pin is a strobe output which is pulsed each time there is a write to port B. Data written to Reads of port B return the levels at the inputs of those pin PORTB is stored in a latch which drives the port B pin drivers.

The INVB bit in the PIOC register controls the polarity of the pulse out of the STRB pin. If the INVB bit is set, the strobe pulse will be a high going pulse (two E-clock periods long) on a normally low line. If the INVB bit is clear, the strobe pulse will be low-going pulse (two E-clock periods long) on a normally

### FULL HANDSHAKE 1/0

The full handshake modes of parallel I/O involve port C, STRA, and STRB. There are two basic modes (input and output) and an additional variation on the output handshake mode that allows for three-state operation of port C. In all handshake modes, STRA is an edge detecting input and STRB is a handshake output line. The effect of DDRC is discussed in Input Handshake Protocol, Output Handshake Protocol, Three State Variation, and Interaction of Handshake and General Purpose I/O.

### Input Hendshake Protocol

STRA is an edge-sensitive latch command from the external system thet is driving port C and STRB is a READY output In the handshake scheme, port C is a latching input port, line controlled by logic in the MC68HC24

with STAF set, clears the STAF flag. Whenever PORTCL is ically inhibit the external device from strobing new data into port C. Reading the PORTCL latch register, after reading PIOC read, the READY (STRB) line is asserted indicating that new flag (optionally causing an interrupt), and deassert the READY line (STRB). Deassertion of the READY line would automat-In a typical system, an external device wishing to pass data to port C would test the READY line (STRB). When a ready condition was recognized, the external device would place data to the MC68HC24. The active edge on the STRA line would latch the port C data into the PORTCL register, set the STAF on the port C inputs followed by a pulse on the STRA input data may now be strobed into port C.

The STRB line can be configured (with the PLS control bit) to be a pulse output (puise mode) or a static output (interlocked mode). The only difference between the pulse and interlock modes is that in pulse mode, the READY line pulses (asserts) for only two E-clock periods after the latched data becomes available. While in interlock mode, the asserted state of the READY line lasts until new data is strobed into port C via the STRA input line.

The port C DDR bits should be cleared (input) for each bit that is to be used as a latched input bit. It is, however, possible shake protocol and at the same time use other port C bits as to use some port C bits as latched inputs with the input handstatic inputs and still other port C bits as static output bits.

nformation to the port C output register without affecting the The input handshake protocol has no effect on the use of port C bits as static inputs or static outputs. Reads of the PORTC register always return the static logic level at the port C pins (for lines configured as input) or at the inputs to the pin drivers (for lines configured as outputs). Data latched into PORTCL always reflects the level at the port C pins. Writes to either the PORTC address or the PORTCL address will write nput handshake strobes.

that the external system will not strobe data into shake mode, STRB will remain in the inactive state. This precaution has been taken to ensure PORTCL before all intialization is complete. When operation will assert STRB initiating the input After programming PIOC to enter the input handform a dummy read of the PORTCL address. This ready to accept data, the MPU/MCU should per handshake protocol.

### **Output Handshake Protocol**

STRB is a READY output, and STRA is an edge-sensitive acknowledge input signal indicating that port C output data has been accepted by the external device. In a variation of this output handshake operation, STRA is used as an output enable input as well as an edge-sensitive acknowledge input. In the output handshake scheme, port C is an output port,

ine to be eutomatically deasserted and the STAF status flag to be set (optionally causing an interrupt). In response to STAF in a typical system, the controlling processor writes to the MC68HC24, placing date in the port C output latch. Stable data on the port C pins is indicated by the automatic assertion of the MC68HC24 READY (STRB) line. The external device then processes the available data end puises the STRA input to indicate that new data may be placed on the port C output ines. The active edge on STRA causes the READY (STRB) being set, the program puts out new data on port C as required.

register, the normal PORTC data address and a second address (PORTCL) that accesses the input latch on reads and the it would on a write to the PORTC address but the STAF flag bit is cleared (provided PIOC was first read with the STAF bit There are two addresses associated with the port C data normal port on writes. On writes to the second address PORTCLI, the data goes to the same port output register as set). This allows an automatic clearing mechanism in output handshake modes to co-exist with normal port C outputs.

output handshake protocol is selected. That is, part of port C All eight bits in port C must be used as outputs while the may not be used for static or latched inputs while the remaining bits are being used for output handshake. The following peragraphs cover this limitation in more detail.

# Output Handsheke Protocol, Three-Stete Variation

There is a variation to the output handshake protocol that allows three-state operation of port C. It is possible to directly interconnect this 8-bit parallel port to other 8-bit three-state devices with no additional external parts.

deasserted state of the STRA input signal. If EGA is zero, the knowledge signals. If EGA is one, the asserted state is low The EGA bit specifies the transition from the asserted to the The STRA signal is used as an acknowledge/enable input asserted state is high and falling edges are interpreted as acwhose sense is controlled by the EGA bit in the PIOC registar. and rising edges are interpreted as acknowledge signals.

As long as the STRA input pin is negated, all port C bits ance. When the STRA input is asserted, all port C lines are obey the data direction specified by DDRC. Bits which are configured as inputs (DDR bit equals zero) will be high impedforced to be outputs regardless of the data in DDRC.

This operation limits the ability to use some port C bits as ever, it does not interfere with the use of some port C bits as static inputs while using others as handshake outputs. Howstatic outputs while others are being used as three-state handshake outputs. Port C bits which are to be used as static outputs or normal handshake outputs should have their corresponding DDRC bits set. Bits which are to be used as threestate handshake outputs should have their corresponding

# Interaction of Hendshake and General Purpose I/O

There are two addresses associated with the port C data normal port on writes. On writes to the second address (PORTCL), the data goes to the same port output register as register: the normal PORTC address and a second address (PORTCL) that accesses the input latch on reads and the it would on a write to the port output address. When operating in the output handshake mode, writing to PORTC will not clear

When full input handshake protocol is specified, both genaral purpose input and/or general purpose output can co-exist at port C. However, the three-state feature of the output handshake mode interferes with general purpose inputs in two

to be driven outputs during any period in which STRA is in its active state regardless of the state of the DDRC bits. This potentially conflicts with any device trying to drive port C First, in full output hendshake, the port C pins are forced unless the external device has an open-drain type output driver

Secondly, the velue returned on reads of port C is the state at the inputs to the pin drivers regardless of the state of the DDRC bits. Thie allows data written for output handshake to be read even if the pins are in a three-state condition.

The following is an example of port C being used for full input handshake, general purpose input, and general purpose output all at the same time. Assume that the PIOC and DDR( control registers are set up as follows:

STAFISTALCWOMINDS; JOINIPLS/EGAINVB! MSB. DDRC-0000 1100 PIOC-0111 0000

3

In this example, port C bits b7 through b4 will be used for equals zero). CWOM equals one so any pins in port C which nput handshake, bits b3 and b2 will be used as open-drain type general purpose outputs, and bits b0 and b1 will be used as general purpose inputs. The DDRC register is configured such that bits b2 and b3 are outputs and the rest of the port C bits are inputs. The PIOC register is configured such that full-input handshake is specified (HNDS equals one and OIN are configured as outputs will behave as open-drain type outpute. The other bits in PIOC are not important for the discussion of this example.

When data is latched into PORTCL according to the input handshake protocol, all eight bits are captured although only The data latched into all eight bits of PORTCL will be the levels the four MSBs are of interest to the input handshake software. present at port C pins.

handshake protocol or the latching of data into PORTCL. Data written to port C bits b0, b1, and b4 through b7 would also Software driving the bits b2 and b3 general-purpose outputs would perform writes to PORTC which would not affect the be latched into the internal port C output latch but since the corresponding DDRC bits are zeros, the corresponding port C pins would remain unaffected.

Bit manipulation and read-modify-write instructions could would also cause data to be written to port C, this address should not be used for general purpose output. This is because used on PORTC because reads of PORTC do not affect the input handshake functions. Although writes to PORTCL manipulation and reed-modify-write instructions read the ocation before writing to it and this read would interfere with the input handshake protocol.

read PORTC which will return the desired information and will Finally, to use bits 0 and 1 for general purpose inputs, simply not interfere with the input handshake protocol. Note that the therefore, even the pins which are being used for input handshake can be read at any time without disturbing the input current state of the port C bits b4 through b7 are also read; handshake function.

# INTERNAL REGISTER DESCRIPTION

LUTE locations where these addresses will appear are specified vided by the end user (see INIT register). The following list A 64-byte address space is reserved for internal register access, although not all 64 addresses are used. The ABSOby the reset initialization software and chip select logic prosummarizes the register mnemonics and their associated ad-

PARALLEL IND CONTROL REGISTER	I/O PORT C	DUTPUT PORT B	ALTERNATE LATCHED PORT C	PORT C DATA DIRECTION REGISTER	HIGHEST PRIORITY I-BIT INTERRUPT AND MISCELLANEDUS	I/O MAPPING REGISTER	- SPECIFIED BY CHIP SELECT DECODING	— SPECIFIED BY BITS O THROUGH 3 OF THE INI
PIDC	PORTC	PORTB	PORTCL	DDRC	HPRIO	INIT		
\$2202	\$1103	\$1104	\$1x05	\$110J	\$xx3C	\$1130 <b>44</b>	_	

b6, STAI

# PARALLEL I/O CONTROL REGISTER (PIOC)

The PIOC register is an 8-bit read/write register except for \$src02 EGA INVB 4 CWOM HNDS DIN PLS 95 bit 7 which is a read-only flag bit. **£3** 55 P4 98 STAF STAI 29

b7. STAF 0

0

0 0

The STAF (strobe A interrupt status flag) bit is set when a selected active edge is detected then an interrupt sequence using the IRQ outby the STRA input pin. If b6 (STAI) is set, put pin will also be requested whenever the STAF flag is set. This bit is cleared by reset to indicate no interrupt request is pending.

There is an automatic clearing mechanism on this flag bit (STAF) which depends on the operating mode selected. There are three basic strobed modes (see b4, HNDS and b3, When HNDS is zero, the simple strobed mode is specified and the OIN bit has no meaning or effect. In this mode, the STAF flag is automatically set by detection of the selected edge on the STRA input pin indicating that new data is available in the port C latch. The

STAF fleg is automatically cleared by a read of the PIOC regieter (with STAF set) followed by a read of the PORTCL latch register.

MC68HC24

When HNDS is one end OIN is zero, the input the selected edge on the STRA input pin indicating that new data is eveilable in the port Clarch. The STAF bit is automatically cleared by a read of the PIDC register (with STAF set) handshake mode is specified. In this mode, the STAF flag is automatically set by detection followed by a read of the PORTCL latch reg

b3, Oin

the STAF flag is automatically set by detection indicating that data from port C hes been accepted by the external system. The STAF flag When HNDS is one and OIN is one, the output of the selected edge on the STRA input pin is automatically cleered by a read of the PIOC register (with STAF set) followed by a write handshake mode is specified. In this mode, to the PORTCL latch register. The STAI (strobe A interrupt enable mask) bit is used to specify whether or not a hardware ever STAF is set. To request a hardware interrupt, both the STAI interrupt enable bit and the STAF flag bit must be set. This bit is cleared by RESET so that parallel I/O interinterrupt sequence is to be requested when--rupts are inhibited. The user must write this bit to a one in order to use the strobed and handshake I/O functions in an interruptdriven, rather than a polled, environment.

b1, EGA

When the CWOM (port C wire-DR mode) bit mally. When this bit is set to one, the port C outputs behave as open-drain type drivers alby writing zeros or become three-state by writs zero, the port C output pins operate norlowing wired-OR type external connections. When CWOM equals one, the top driver derice is disabled so that pins may be driven low

b5, CWOM

This bit is cleared by RESET so port C pins ing ones. With an external pull-up resistor, the This permits port C output pins to be safely wired in parallel with similar CMOS output drivers without fear of contentions which could otherwise cause destructive latch-up. which are configured as outputs will operate non-driven lines are pulled to logic ones.

PA, HNDS

the STRA pin acts as a simple input strobe to latch incoming data into the PORTCL latch egister and the STRB pin acts as a simple

When HNDS (handshake mode) bit is clear,

output strobe that pulses after any write to

oort 8. When HNDS is set, it specifies that a

and STRB is in effect. In all modes, STRA is an edge-sensitive input and STRB is an output. This bit is cleared by RESET. The strobe endshake protocol involving port C, STRA, and handshake modes are described in greater deteil in I/O PORTS.

no meaning or effect unless HNDS is set to one. When this bit is zero, input handshake The DIN (output or input handshake) bit has protocol is specified. When this bit is a one, output handshake protocol is specified. See I/O PORTS for a more detailed description of the handshake protocols.

The PLS (pulse/interlocked handshake) bit shake operation is specified. When this bit is one, pulse mode handshake operation is spechas no meaning or effect unless HNDS is set to one. When this bit is zero, interlocked hand-

b2, PLS

cally reverts to the inactive state. This bit is cleared by RESET. For more details on the til the selected edge is detected on the STRA input line. In pulse modes, the STRB output line, once activated, remains active for only two MCU E-clock cycles and then automati-In interlocked modes, the STRB output line, once activated, remains active indefinitely unhandsheke protocols, see I/O PORTS.

the active edge is the rising edge. This bit is The EGA (active edge for STRA) bit is used to specify which edge (rising or falling) on the STRA input pin is to be considered the ective edge. When this bit is zero, the active edge is the falling edge and when this bit is one, set to one by RESET.

of STRA overrides the DDRC specification to force port C to be outputs and the edge of this bit is used to control the PORTC threeas the enable/acknowledge signal. Assertion state variation as well as select the active acthe EGA bit specifies the trailing edge polarity for the STRA input pin which is interpreted negetion is the active edge acknowledge com-When output handshake mode is specified, knowledge edge. In the three-state variation,

zero, port C bits obey the DDRC specification active edge which causes STAF to be set and STRB to be negated. Additionelly, if EGA is while STRA is low but port C is forced to be If EGA is zero, the falling edge at STRA is the an output when STRA is high.

obey the DDRC specification while STRA is If EGA is one, the rising edge at STRA is the active edge. This causes STAF to be set and STRB to be negated. In addition, port C bits high, but port C is forced to be an output when STRA is low

MOTOROLA MICROPROCESSOR DATA

MOTOROLA MICROPROCESSOR DATA

3-1730

# PORT C DATA REGISTER (PORTC)

AESET	].	0	-	-	-	•	•	-	
\$xx03	52	5	PC2	PC3	PC4	PCS	924	PC7	
	8	5	70	2	8	8	8	=	

complemented by full handshake capability. For bits that are configured as inputs, reads of this address return the level sensed at the pin. For bits configured as outputs, reads return the level sensed at the input to the pin driver. When a port C pin driver even if the DDR bits suggest that the pin is configured Port C (PORTC) is a general purpose input/output port pin is being used for the three-state variation of parallel output handshake, reads return the level sensed at the input to the as an input.

3

drivers by setting bits in the DDRC. The PORTC register is Writes to port C cause the value to be latched in the 8-bit port C data register. (Note that this is not the same register responding DDRC bit is set, the value in the port C data register is driven out of the port C pin. This data latch allows the programmer to initialize the data prior to turning on the output as the PORTCL latch register described later.) When the corcleared by RESET

#### P87 P66 P85 P84 P83 P82 P81 P60 2 0 0 0 PORT B (PORT B DATA REGISTER) 2 0 0

of this address return the level sensed at the input to the pin driver. Writes to Port B cause the value to be latched in the Port B (PORTB) is a general purpose output-only port. Reads 3-bit Port B data register. The PORTB register is set to zero

#### PORT C LATCHED DATA REGISTER (PORTCL) PCL7 PCL6 PCL5 PCL4 PCL3 PCL2 PCL1 PCL0 , , b6 b5 b4 b3 b2 b1 -\_ --

31x05 RESET The port C latch register (PORTCL) allows alternate access to port Cinformation. This register is used in conjunction with the strobed parallel I/O modes, input data is latched into the PORTCL register on each selected edge on the STRA pin. The atched data is the level at the pins regardless of the operating

mode selected. Reads of PORTCL return the contents of the port C input latch. Reads also act as part of an automatic flag

Writes to the PORTCL register are equivalent to writes to the PORTC register except the PORTCL writes are used as part of an automatic flag clearing sequence in the output handsheka modes of port C. For more information on the port C strobed and handshaka modes, see I/O PORTS. The conclearing sequence in the input handshake modes of port C. tents of PORTCL are not affected by RESE

#### 008C7 008C6 008C5 008C4 00RC3 008C2 00RC1 00RC0 3 0 0 0 0 b3 b2 b1 DATA DIRECTION REGISTER C (DORC) Z Ş 99 0

corresponding bit in DDRC is set to one. During reset, all bits in the DDRC are cleared to zero. The effects of DDRC are overridden in the three-state variation of the output handshake The data direction register C (DDRC) is a read/write register used in conjunction with port C to specify the direction of data flow at each of the port C pins. A port C pin is an input if the corresponding bit in DDRC is zero. The pin is an output if the mode. For additional information, see I/O PORTS, Output Handshake Protocol, Three-State Variation.

#### \$xx3C RESET HIGHEST PRIORITY INTERRUPT REGISTER (HPRIO) b6 b5 34 33 b2 b1 0 0 -Ē SMOO

Reset condition of SMOD and IRV depeno on initialization mode.

# b7, b5, b3, b2, b1, b0-Not implemented

These bits are not implemented. Writes have no meaning or effect on them. Reads of these bits will always return a

logic zero value. be, SMOD

> 31r04 RESET

The inverted state of MODE is latched in The SMOD (Speciel Test Mode) bit is a read SMOD equals zero (MODE equals one), the peripheral is operating in normal mode. When only bit which reflects the operating mode of the peripheral as selected by the MODE input. SMOD by the rising edge of RESET. When SMOD equals one (MODE equals zero), the special test mode is selected.

software control by writing SMOD from a one not be reentered by writing the bit back to one. This SMOD bit becomes write-protected once written to zero. This implies that the through a hardwere reset or through software while the special test mode may only be en-The special test mode may be exited under to a zero. However, the special test mode may normal operating mode can be entered either ered through a hardware reset.

MC68HC11, provisions have been made for The IRV (Internal Read Visibility) control bit eliminates potential bus conflict problems the MC68HC11. To allow a logic analyzer to monitor the internal bus activity of the the MPU to selectively drive the external data The selection of this feature is controlled by when this device is used in conjunction with bus during internal reads as well as writes. the IRV bit.

posite. The MC68HC24 IRV functions as are the same as the MC68HC11 IRV bit. Howming cheracteristics of the MC68HC24 IRV bit ever, the functional characteristics are the op-The state following reset and the programLogic 0-Reads of the INIT and HPRIO registers will enable the multiplexed address/data buffers, placing the contents of the selected register on the bus.

Logic 1-Reads of the INIT and HPRIO egisters do not enable the multiplexed address/data bus drivers.

multiplexed address/data bus will remain high-impedance during reads when IRV equals one. Only one write will be acknowledged and then only if SMOD equals one. The IRV bit is forced to zero (reeds of HPRIO and INIT enabled) when SMOD is written from a one to a zero (entering normel mode). Reset clears this bit in the normel mode and sets this bit This bit may be read at any time, afthough the in the special test mode.

## INIT (1/0 MAPPING REGISTER)

	\$1130	RESET
2	REGO	-
5	REG1	0
P2	REG2	-
2	REG3	
1	'	-
£	'	-
99	,	
4	[	

the lower four bits are implemented, and 2) the protection The (NIT (I/D Mapping) register is a special purpose 8-bit of the four high order address bits to the register address decoding logic. This register functions identically to the MC68HC11 INIT register with the following exceptions: 1) only register that is used (optionally) during initialization to change the default locations of the MC68HC24 internal registers in the MPU/MCU memory map. The lower four bits of the register. These four bits are used to specify the active state MC68HC24 INIT register are duplicetes of the MC68HC11 INIT mechanism is not time dependent.

software can move registers to any 4K boundery within the memory map. External decoding of A8 through A11 specifies where in the 4K block (on 256-byte boundaries) the 64-byte The default starting address of the 64-byte internal register space is \$1x00 (i.e., INIT is initialized to \$01). Initialization

selected when all four address lines are low maps the MC68HC24 registers to the same address as the MC68HC11 register space is located. As an example, assume that the initialization software wrote the value \$09 to the INIT register and that  $\overline{CS}$  was true when A8 through A11 were low. This would place the registers from \$9000 through \$903F in the memory map. Decoding A8 through A11 so that the chip is

the operation of the MC68HC11 INIT register which becomes write protected after the first 64 E-clock cycles, whether or the MC68HC24 INIT register becomes write-protected and The INIT register is special in that there is a write-protect mechanism associated with it. In the normal mode, the register may be written once at any time after reset. This differs from not a write to the register has occurred. After the first write, thereafter is a read-only register. registers.

While in the special test mode (SMOD equals one), the protection mechanism is overridden and the INIT register may be written repeatedly as long as SMOD remains a one. When SMOD is written to a zero (to enter the normal operating mode), the write-protect mechanism is enabled. One additional write, regardless of the number of writes performed while in the special test mode, is allowed after entering normal operating mode. Writes to the upper four bits of the INIT register have no effect on the register contents and reads will always return zeros in the most significant bit positions.

### SYSTEM CONFIGURATION

wired options such as the mode select pin (MODE) and by the use of internal registers under software control. The following The MC68HC24 allows an end user to configure the peipheral to his specific MCU system through the use of hard section describes those options which are fixed through hardware. Other configuration options, which can be changed dynamically, are discussed in the sections entitled I/O PORTS and MODES OF OPERATION.

#### MODE SELECTION

Both modes properly emulate the action of Ports B and C of the MC68HC11. The modes are the normal and special test A dedicated mode select pin (MODE) determines which of modes. Another dedicated pin (IOTEST) is used to test the two operating modes the MC68HC24 enters out of RESET.

Normel mode is indicated by SMOD equals zero (MODE equals (MODE equals zero). The difference between these two modes The state of the mode select pin (MODE) is latched into the peripheral by the rising edge of RESET with the inverse of the one). Special Test mode is indicated by SMOD equals one latched value reflected in the SMOD bit of the HPRIO register. is limited to the operation of the INIT and HPRIO registers. output buffers.

MC69HC11. In normal operation, this special test mode is not used, and the mode pin on both the MC69HC11 and the MC69HC24 can be tied to VDD. The MODE input corresponds to the MODB input of the

MC68HC24

#### MC68HC24

#### STATE AFTER RESET

enters the reset state. Most of the registers and control bits s different configuration, he must write the desired values into When a low level is sensed on the RESET pin, the MC68HC24 are forced to a specific state during reset and, if a user requires hese registers in his initialization software. For detailed information about the options available, see INTERNAL REG STER DESCRIPTION.

Note that RESET is synchronized to the system clock (E) before being used internally. For this reason, RESET must be Once recognized, the paripheral is initialized as described beneld low for a minimum of two E-clock cycles to be recognized

bits in the PIOC register are initialized to zeros so that no The CWOM bit is initialized to zero (Port C not operating in Most of the configuration state after reset is independent of the selected operating mode. The STAF, STAI, and HNDS interrupt is pending or enabled and the simple strobed mode high-impedance input port (DDRC equals 500), STRA as an configured to detect rising edges (EGA bit set to one by RESET). The STAB strobe output is initially a zero (INVB bit (rathar than full hendshake modes) of parallel I/O is selected. wired-OR mode). Port C is initialized as a general purpose edge-sensitive strobe input, and the active edge is initially is initialized to one), while Port B is initialized with all outputs forced low-

3

The SMOD and IRV bits in the HPRIO register reflect the status of the MODE input at the rising edge of RESET. Reset also deselects the chip and forces the multiplexed address/ data bus to high impedance inputs.

### MODES OF OPERATION

#### SPECIAL TEST MODE

The special test mode is selected with MODE equal to zero at the rising of edge of RESET. Initialization into this mode oads HPRIO with \$50 (SMOD and IRV equal one) and disables the INIT register write-protect mechanism.

mains writable as long as SMOD remains one. When SMOD While in special test mode (SMOD bit equals one), the INIT egister write-protect mechanism is overridden and INIT res written to a zero (to enter the normal operating mode), the write-protect mechanism is enabled. One additional write is allowed after entering normal operating mode regardless of the number of writes performed while in the special test mode

The reset state of IRV is one in the special test mode. An attempted read of either the INIT or HPRIO register with IRV equal to one will leave the data bus in a high impedance state with the output buffers disabled. If IRV equals zero, the data buffers are enabled and the contents of the selected register are placed on the data bus. The IRV bit is writable only one time while in the special test mode. Entening the normal mode forces the IRV bit to zero, enabling the data bus output buffers on reads of these two addresses. Table 1 summarizes the chip select options.

#### NORMAL MODE

Normal mode is selected when the MOOE input is at a logic high level at the rising edge of RESET. The HPRIO register is initialized to \$00 (SMOD and IRV equal zero). The INIT register write-protect mechanism is anabled, allowing only a single write to INIT. Reads of both the INIT and HPRIO register enable the output buffers, thus providing visibility into the contents of these registers. The HPRIO register is write-protected while in the normal mode. A reset sequence must be initiated to change the contents of this register.

#### NOTE

A write to the INIT register must be included in the initialization software whether or not the registers are to be relocated. This write will ensure that an accidental write to register at a later time will not cause the registers to be remapped. THIS IS ONE OF THE FUNCTIONAL DIFFERENCES BETWEEN THE MC68HC11 PORTS AND THE MC68HC24 IMPLEMENTATION.

#### OPERATIONAL DIFFERENCES MC68HC11 AND MC68HC24

# INIT REGISTER WRITE-PROTECT MECHANISM

tomatically disables writes to the INIT register 64 E clock cycles after the rising edge of RESET. The MC68HC24 write-protect The MC68HC11 INIT registar write-protect mechanism auregister will disable further writes. Both the MCG8HC11 and MC68HC24 INIT registers can be written repeatedly in the circuitry IS NOT TIME DEPENDENT. Only a write to the INIT special test mode of operation (see SPECIAL TEST MODE)

This difference dictates that the user should not rely on the register if he plans to utilize the same software with the MC68HC24. Insteed, a write to the INIT register should be done during initialization, even if the remapping feature is not timeout feature of the MC68HC11 to write-protect the INIT or once in the normal mode. going to be used.

#### MC68HC24

### STRA PULSE WIDTH

Oue to differences in implementation technology, the aty. Only systams which continually strobe new data into MC68HC24 incorporates an additional level of synchronization (over the MC68HC11) on the STRA input. Under normal operating conditions, the end user will be unaware of this anom-PORTCL are affected.

should not concern most users, since the time required to In order to allow the STRA signal to propagate through the nternal feedbeck mechanism, a minimum delay of two E clock cycles between active edges has been specified. This delay acknowledge the receipt of data and to read the data is much

### STRB SYNCHRONIZATION

of implementation makes intarnal buffer delays transperent to become valid tpWD effer the falling edge of E instead of a and STRB data to an internal quadrature clock. This method the end user. This internal clock is generated from the 4X Port B and port C data are synchronized to the E clock and The MC68HC11 synchronizes changes of port B, port C, clock, and as a result, cannot be duplicated by the MC68HC24.

The most noticeable change involves STRB. The STRB quadrature clock as in the MC68HC11. At slow clock rates signal is synchronized to the rising edge of E insteed of the (much less than 1 MHz), the delay between valid data on the port pins and the assertion of STRB could be considerable. setup time before the falling edge of E.

### ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Plastic P Suffix	-40 to +85°C -40 to +105°C -40 to +125°C	MC68HC24P MC68HC24VP MC68HC24MP
PLCC FN Suffix	-40 to +85°C -40 to +105°C -40 to +125°C	MC68HC24FN MC68HC24VFN MC68HC24MFN

PIN ASSIGNMENT

Oug O

#### **Dual-in-Line**



greater that two cycles.

MOTOROLA MICROPROCESSOR DATA